Articles you may be interested in
Low trap states in in situ SiN x /AlN/GaN metal-insulator-semiconductor structures grown by metal-organic chemical vapor deposition Wide bandgap III-nitrides (III-N) high electron mobility transistors (HEMTs) are excellent candidates for nextgeneration high-frequency power amplifiers and highvoltage power switches owing to their superior properties, such as high electron saturation velocity and large breakdown electric field. 1 In order to simultaneously achieve a high carrier density and good gate control capability, thin barriers composed of AlGaN with high Al mole fraction or even binary AlN have been studied extensively. [2] [3] [4] [5] [6] On the other hand, metal-insulator-semiconductor (MIS) structures are highly preferred over the Schottky-gate HEMTs due to the suppressed gate leakage current and enlarged gate swing. 3, [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] However, the insertion of a gate dielectric creates an additional dielectric/III-N interface with high-density traps typically in the range of 10 10 -10 14 cm À2 eV
À1
. These defect states can substantially deteriorate the device performances. [7] [8] [9] [10] [11] [12] [13] Studies have shown that the interface trap states between the gate dielectric and III-N semiconductors are usually induced by exposure to air and damages in subsequent fabrication processes. These trap states are extremely sensitive to certain specific processing steps such as surface cleaning, dielectric deposition, and pre-/post-deposition treatments. 7, 8 It was also found that the trap state density increases in general with Al composition in the barrier layer, probably due to native oxidation, higher surface sensitivity, or oxygen incorporation associated with high Al composition. 11, 12 In particular, the trap state density of a dielectric/AlN interface can reach over 4 Â 10 13 cm 20, 21 which show reduced gate leakage current and increased carrier concentration. To further optimize the device structure, a thorough study of the interface trapping is of great importance.
In this letter, we report on the investigation of interfacial trapping effects in SiN x /AlN/GaN MIS structures in which the SiN x gate dielectric was grown in situ by MOCVD. Double-mode capacitance-voltage (C-V) measurement and frequency dependent conductance analysis were used to evaluate the trap state densities. Remarkably, the trap state density of the MIS structure in this work is comparable to those of conventional Al 2 O 3 /(GaN)/AlGaN/GaN MIS devices (Refs. 9-12), and is much lower than similar AlN/GaN MIS structures capped with other dielectrics (Refs. 14,15, and 20). These results indicate the advantages of in situ SiN x as gate dielectric over other ex situ ones. Transmission electron microscopy (TEM) and X-ray photoelectron spectroscopy (XPS) were performed to reveal the origin of the high-quality SiN x /AlN interface.
The in situ SiN x /AlN/GaN heterostructures were grown on a 2-in. sapphire substrate in an AIXTRON2000HT MOCVD system. The epi-layers consist of, from bottom to top, a 35 nm low-temperature AlN nucleation layer, a 300 nm hightemperature AlN buffer layer, a 2.7 lm undoped GaN layer, followed by a 3.5 nm AlN barrier layer and, finally, a 9 nm in situ SiN x cap layer. The in situ SiN x was deposited at 1145 C immediately following the AlN/GaN heterostructure growth in the same MOCVD chamber, using silane and ammonia as precursors. Atomic force microscopy (AFM) image of the asgrown sample in Fig. 1 
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morphology and high 2DEG mobility demonstrated that the in situ SiN x cap layer effectively alleviated the relaxation of AlN barrier during the post-growth cooling process. 19 The fabrication of MIS diodes started with mesa isolation using a CF 4 /O 2 -based reactive ion etch (RIE), followed by a Cl 2 -based inductively coupled plasma (ICP) etch. After selective removal of the SiN x cap layer in the Ohmic contact region by RIE, Ti/Al/ Ni/Au (20/150/50/80 nm) was deposited by e-beam evaporation and annealed at 850 C for 30 s in a N 2 ambient. Finally, the Ni/Au (20/200 nm) gate metal was deposited on the in situ SiN x by e-beam evaporation without any post-deposition treatments. Fig. 1(b) schematically shows the architecture of the in situ SiN x /AlN/GaN MIS diode. The diameter of the circular metal gate was 120 lm.
The double-mode C-V curves of the in situ SiN x /AlN/ GaN MIS diode in Fig. 2 exhibit a sharp transition from depletion mode to accumulation mode, indicating a highquality SiN x /AlN interface. The measurements were set up with an up-and-down sweep rate of 0.05 V/s and a voltage variation of 50 mV at 100 kHz. The C-V curve in Fig. 2 shows less saturation in the accumulation region. It is an indication of barrier accumulation, where the electrons start to transfer into the barrier of the heterostructure. 11, 22 As shown in the inset of Fig. 2 , the clockwise hysteresis (DV th ) is as small as 25 mV when the maximum forward voltage in the sweep is at þ1 V. Such hysteresis can be attributed to acceptor-like states in the dielectrics or at the dielectric/barrier interfaces with a relatively long emission time constant. 9, 11, 22 Using
we estimate the density of "slow" trap states in the MIS diode to be as low as 1 Â 10 11 cm
. This value is significantly lower than the reported results on Al 2 O 3 /(GaN)/ AlGaN/GaN MIS devices. [9] [10] [11] The time constant of this "slow" trap state is larger than 100 s.
To further evaluate the interfacial trapping effects of the in situ SiN x /AlN/GaN MIS structures, we performed frequency dependent conductance analysis with the frequency ranging from 1 kHz to 1 MHz. Fig. 3 shows the plot of parallel conductance (G P /x) as a function of the radial frequency (x) for selected gate voltages near the threshold voltage (V th ) of the MIS diode. The trap state density (D T ) and the time constant (s T ) can be extracted by fitting the experimental G P (x) data using 12,13,20
It should be noted that the trap states measured using the frequency dependent conductance method typically exhibited short time constants in the range between 0.5 ls and 60 ls and were designated as "fast" trap states in this work.
The trap state time constant (s T ) can be expressed by the Shockley-Read-Hall statistics
where N c ¼ 4.3 Â 10 14 Â T 3/2 cm À3 is the effective density of states in the conduction band in GaN, t th ¼ 2 Â 10 7 cm s À1 is the average thermal velocity of electrons, and r n ¼ 1 Â 10 À14 cm 2 is the capture cross section of the trap states. [11] [12] [13] 20 Thus, the trap energy level below the conduction band, designated as interfacial states (E T ), can be deduced from s T . The density of "fast" trap states (D T ) as a function of their energies (E T ) for the in situ SiN x /AlN/GaN MIS diode is shown in Fig. 4 Therefore, a fairly high quality interface was achieved. The abruptness of the dielectric/semiconductor interface has profound impact on the trapping effects in MIS devices. Fig. 5 shows the cross sectional TEM images of the gate stack of the in situ SiN x /AlN/GaN MIS sample. The images were taken near the GaN [1 100] zone axis. A 9-nm-thick in situ SiN x layer is observed to grow uniformly on top of AlN, as shown in Fig. 5(a) . Under high magnification, one can observe that the SiN x /AlN interface exhibits excellent abruptness without any extra interfacial layer in between (see Fig. 5(b) ). This is in sharp contrast to other III-N MIS devices which usually possess a rough interface or an irregular interfacial layer. 10, 23 The high-quality SiN x /AlN interface in this work can be attributed to the in situ high-temperature growth of SiN x layer. While the in situ process prevents the direct exposure of AlN surface to air, the high-temperature growth reduces the density of unpassivated dangling bonds on the AlN surface through enhanced surface migration of SiN x adatoms. The smooth and abrupt interface indicates that the in situ SiN x can effectively protect the AlN barrier from strain relaxation, surface oxidation and damage during the subsequent device fabrication process.
To examine the chemical composition profiles at SiN x / AlN interface, a 300-nm AlN on sapphire sample capped with 9 nm in situ SiN x was grown and probed by XPS. By sputter removal of materials from surface with argon, we obtained a series of depth-resolved XPS spectra. particular, the intensities of the strong Al-N peak and weak Al-O peak remain constant at all depths. The oxygen concentrations at different depths of the in situ SiN x /AlN sample are all less than 4%, while the oxygen concentration at the exposed AlN surface is as high as 15.14% for an AlN sample without any surface passivation. Therefore, the oxide-related peaks in Fig. 6 were believed to stem from the oxygen incorporation in the AlN bulk during growth rather than postgrowth oxidation of the AlN surface. These results show that the in situ growth of SiN x brought no obvious effects on the chemical bonding states of the AlN barrier layer. This is distinctly different from ex situ deposition of gate dielectrics during which exposure to air and/or plasma can induce chemical degradations including composition change, binding energy drift and formation of native oxides in the semiconductor. 10, 24 Thus, the in situ grown SiN x layer can indeed effectively passivate the AlN surface from oxidation and damage, leading to a high quality in situ SiN x /AlN interface.
The XPS analysis also revealed that the in situ SiN x in this study exhibits a N/Si ratio (1.29) closer to the ideal value of 1.33 compared with the previously reported values (1.21 and 1.25). 17, 24 This can be attributed to the high temperature and NH 3 vapor pressure which promote the incorporation of N into the amorphous film. The higher N content can effectively suppress the formation of Si dangling bonds and distorted excess Si-Si bonds, leading to less midgap defect states or bulk traps. This improved stoichiometry is a key factor for the significantly reduced hysteresis in the doublemode C-V measurement and hence the remarkably low "slow" trap states density. 9, [21] [22] [23] In conclusion, we have investigated the interfacial trapping effects of AlN/GaN MIS structures with in situ SiN x gate dielectric grown by MOCVD. Two dominant types of trap states, designated as "slow" and "fast" ones, were identified and characterized using double-mode C-V measurement and frequency dependent conductance analysis, respectively. Remarkably low densities of trap states have been obtained, demonstrating the feasibility of utilizing in situ SiN x as gate dielectric for AlN/GaN MIS devices. The density of the "slow" trap states (s T > 100 s) was as low as 1 Â 10 11 cm À2 eV
À1
. The density of the "fast" trap states (0:5 ls < s T < 60 ls) decreased sharply from about 1.85 Â 10 12 cm À2 eV À1 at an energy of 0.32 eV to about 1.32 Â 10 11 cm À2 eV À1 at E T ¼ 0.44 eV. The high quality in situ SiN x /AlN interface was also examined by TEM and XPS measurements. In addition to the smooth and abrupt interface, no chemical degradation was observed at the AlN surface.
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